ABSTRACT Available techniques for stability analysis of DC solutions, such as the popular Ohtomo test, make the task quite a straightforward one. Such tests are based on the assumption that the active subcircuit is inherently stable, which is reasonably easy to enforce in practice since the active devices themselves are typically inherently stable. However, besides this empirical observation, there is an unfortunate lack of techniques to verify the proviso itself before proceeding to the stability test of the whole circuit. This contribution presents a quick-and-easy technique for identifying a single, technology-dependent parameter and choosing the test section appropriately. Examples are also given of active devices that, quite unusually, were found to be non-inherently stable. It is shown that, due to the nature of the instability in the considered cases, the proviso cannot be checked without accessing the intrinsic circuit on a single-finger basis, which, in turn, calls for the availability of a multi-finger model. The devices illustrated in this contribution are based on a 250-nm GaN HEMT technology provided by the UMS foundry and are featured by standard and customized geometries, only the latter presented unstable behavior.
I. INTRODUCTION
The analysis of small-signal stability in electronic circuits can today count on a well established theory [1] - [4] (but see also [5] for a comprehensive review) and, more importantly from a designer's perspective, on a broad set of comparatively easy-to-use tools. In particular, the very popular Ohtomo test [6] allows an intuitive graphical check of circuit stability, only requiring as a proviso that the active subnetwork is 'inherently stable', i.e. stable when terminated at all ports in the reference loads. Finally, if the total network successfully passes the test (and therefore it also fulfills the condition of inherent stability), its unconditional stability may also be investigated [2] , [7] - [12] .
Beside its simplicity of implementation, the key aspect of Ohtomo's test is the easy fulfillment of the inherent-stability proviso, i.e. it is 'usually justifiable' to assume that the active devices, and therefore the active subnetwork, are inherently stable [6] , at least when adopting standard 50 terminations. Thus, checking the proviso before tests for stability or unconditional stability has been often neglected; in the best cases, the sheer availability of measured S-parameters of an active device has been considered sufficient evidence of its inherent stability [5] .
As pointed out in a previous paper [13] , however, several situations exist whereby the inherent stability, or Z 0 -stability, of the active subnetwork cannot be simply inferred by the 'measurability' of the active devices [5] . In particular, Section V shows an instructive example of application of the presented techniques, from a real characterization and modeling campaign of both standard and custom common-gate HEMTs: this case of study demonstrates that instability can actually take place even in a 50 measurement system, what is more without manifesting itself distinctly. Further, it is shown that a specific stability test performed on the basis of a traditional compact model for the intrinsic device fails to predict the observed instability, whereas adopting a multi-finger model yields the correct answer, including an accurate estimation of the oscillation frequency.
Unfortunately, the literature is rather poor of indications as to how to check the proviso itself in general. In response to this, the main goal of the present paper, which deepens the work in [14] , is to provide a complete, self-consistent set of tools to study the inherent stability of an active device. First, Section II describes a very simple approach to check the proviso on the core of an active device, whose model is known and accessible, by focusing on the current generator alone. Then, Section III shows how to leverage on a positive pass of the previous test to verify the proviso on the whole device or circuit, without approximations or simplifications of the small-signal equivalent circuits (SSEC) model. Whereas [14] was mainly concerned with explaining the unexpected instability of a custom common-gate device, the present contribution is aimed at illustrating the details of the proposed check of the proviso.
II. CONDITIONS FOR THE INHERENT STABILITY OF THE VOLTAGE-CONTROLLED CURRENT SOURCE
In order to perform valid Ohtomo tests of linear networks containing active devices with known SSECs, a graphical check of the inherent-stability proviso was proposed in [13] , requiring a separate simulation of the intrinsic devices. In this contribution, a different test is devised to that end: as in that work, the intrinsic portion of the active devices is assumed to be accessible, but here a simple inequality is shown to be a sufficient condition to validate the proviso. This is achieved by moving the interface between the passive and active subnetworks directly at the voltage-controlled current source (VCCS): the resulting formulation is thus much simpler than in [13] and yields a very synthetic criterion based on the knowledge of a periphery-independent parameter (i.e. the product ω T τ : see below). The derivation is also useful inasmuch as it explicitly addresses the stability analysis in the presence of generators with time delays, as opposed to some classical literature [4] (see in particular the end of this Section). The treatment is quite straightforward and does not involve other theory than the Ohtomo test itself.
The derivation is based on the observation that, although a great many different topologies have been proposed as SSEC models of high-frequency active devices, the portion representing the intrinsic part is shared by virtually all of them (see [15] and references therein) -even more so when focusing the attention to the only VCCS and its control voltage. In particular, a basic network as that depicted within the outer dashed box (section S 1 ) of Fig. 1 can be recognized in most SSEC models of field-effectt transistors (FETs). The symbols used in the figure and necessary for the presented analysis are as follows:
where τ > 0 is the transit delay. In addition, the cutoff angular frequency of the VCCS is defined as:
Although the circuit in Fig. 1 is very simple, as required in order to obtain manageable equations, it will be shown in Section III that an exact stability test can nevertheless be performed on the whole device (i.e., including all other SSEC elements) or circuit. Following the same approach described in [13] , the admittance matrix of the network in Fig. 1 (including the terminations) is first obtained, then its determinant, (s), is searched for right-hand plane (RHP) zeros by exploiting Nyquist's criterion. The network determinant is rather easily found to be:
which can be rearranged as:
As the path γ to be used for the Nyquist plot ofˆ (s), it is convenient to choose, for instance, the rectangle with lower-left corner at s = − R and upper-right corner at s = R +  R, with R an arbitrarily high positive number; as usual, γ is traversed clockwise. The side of the rectangle lying on the imaginary axis will be analyzed in a moment; as to the other three sides, these are approximately mapped byˆ (s) into three sides of another rectangle lying in the RHP. As a consequence, the plot ofˆ (s) can be obtained by completing clockwise the map of the first side of γ .
Letting now s =  ω, the normalized network determinant is easily found to be composed of two basic motions, i.e. a circular one, given by the exponential term, and a vertical one, given by the other two terms. As ω increases from −R to +R the former moves clockwise, the latter upwards. Also,ˆ ( ω) can be expressed in complex rectangular form, as follows:
Two distinct cases are to be studied, namely g m < Y 3 and g m > Y 3 . The former is rapidly dealt with by observing that the plot ofˆ ( ω) lies completely at the right of the imaginary axis, and therefore no encirclements of the origin can arise. As a consequence,ˆ (s) cannot have RHP zeros, and the network is necessarily stable.
As to the second case, it is first observed that, as a result of the above mentioned circular and straight motions combining with each other,ˆ ( ω) may or may not take upon a periodically curled shape. This actually happens whenever, in {ˆ ( ω)}, the sine term has a greater 'strength' than the linear term at ω = 0: see as an example Fig. 2 , left. For this sub-case, an angular frequency ω i ∈ 0, π τ can be defined, at whichˆ ( ω) intercepts the real axis. On the other hand,ˆ ( ω) uncurls when it is the linear term that has equal or greater strength: see Fig. 2 , center and right, respectively. These two sub-cases are jointly described by the inequality:
Equation (6) represents, quite notably, a sufficient condition for the inherent stability of the subnetwork within section S 1 of Fig. 1 . The usefulness of (6) follows from several facts: first, it is very easy to check; second, it is independent of the device gate width; and third, it is very likely to be fulfilled since typically Y 1 = Y 3 . It is also worth noticing that, as technological progress is made to increase ω T , τ is expected to decrease, so that the product ω T τ can reasonably remain little affected.
The discussion above is likely to be enough to deal with most practical situations. For the sake of completeness, however, a necessary and sufficient condition for the stability of the network in Fig. 1 will now be reported. As apparent from Figs. 2 and 3,ˆ ( ω) encircles the origin at least once if and only if, at the angular frequency ω r > 0 at which it intercepts the imaginary axis for the first time, its imaginary part is negative:
As to ω i , which from geometrical considerations must obey ω i τ ∈ π 2 , π , it can be computed from (5) to be:
To conclude this Section, the conditions for the inherent stability of the sole VCCS, i.e. of the subnetwork within section S 0 in Fig. 1 , will be briefly discussed. This is straightforwardly achieved by setting C gs = 0, so that Y c = 0 and (3) becomes:
By inspection, it is clear that the plot of (s) for s traversing γ will encircle the origin if and only if g m > Y 3 , irrespective of the actual value of τ (as long as τ is strictly positive). This necessary and sufficient condition is much easier to derive than (6) or (8) were for the general case C gs > 0. Nevertheless its practical usefulness is very limited when only standard reference loads are accepted, since it provides a positive result (i.e. inherent stability) only for low transconductance values (poor technologies and/or small devices).
III. USING THE PROPOSED TEST IN ARBITRARILY COMPLEX MODELS AND CIRCUITS
The discussion in Section II is sufficient to deal with the stability analysis of a current generator, such as is found in virtually any SSEC model of FETs. However, these models in their complete forms comprise many other elements, both reactive and resistive, which cannot be neglected at high frequencies. Since the whole procedure in Section II is based on a completion at infinity, it is conceptually incorrect to approximate the device model with the current generator alone. This Section describes explicitly how to carry out a rigorous check of the proviso on an arbitrarily complex FET model or circuit.
The first way to that end is by applying the standard Ohtomo test to the SSEC an active device whose current generator (or C gs -VCCS pair) passed the test described in Section II: this is illustrated in Fig. 4 . The procedure is rather standard and only requires some remarks:
• The grayed boxes are user-defined three-ports capable of implementing an ideal circulator, an ideal isolator or an ideal thru, according to the sequence described in [6] .
In the second and third cases, the test port (that connected at terminals V x,i ) is perfectly isolated from the other two and shows an open circuit.
• With reference to the nomenclature in [6] , the only active element in the FET model is the VCCS, and VOLUME 6, 2018 it is included in the active subnetwork S, which must satisfy the proviso as a three-port. All elements outside the boundary individuated by the test boxes are passive, so they can be included in subnetwork S .
• Notice that standard terminations have been inserted not only at the (extrinsic) gate and drain terminals, but also at the source. In this way, the device model can be inserted in arbitrarily complex embeddings (in particular, with connection to the source terminal) without compromising the possibility of performing a valid stability test on the whole circuit. Once it is understood how the above described procedure straightforwardly allows to check the inherent-stability proviso on an arbitrarily complex FET, it is clear that the stability of the whole circuit can finally be checked in the conventional manner. Summing up the complete algorithm, one has the following: 1) Apply the simple test of Section II (negligible effort).
2) If pass, apply a standard Ohtomo test to the FET devices (medium effort). 3) If pass, apply a standard Ohtomo test to the whole circuit (medium-large effort). Steps (1) and (2) allow to check the proviso and represent the core idea presented in this contribution, whereas step (3) is totally conventional.
The above described procedure, of course, lends itself to numerous variations, detailing all of which would result dispersive. Nevertheless, for the sake of the current discussion, one such variation deserves to be mentioned. Indeed, by analyzing the three-step algorithm representing the baseline of the proposed approach one may notice a certain redundancy, in that two Ohtomo tests in a row are required. Of course, this can be easily improved by skipping step (2) and performing directly step (3), provided that the active subnetwork of the whole circuit is chosen so as to include only the VCCSs (or C gs -VCCS pairs).
IV. COMPACT AND MULTI-FINGER MODELS
Whereas traditional HEMT modeling approaches aim at a direct extraction of the extrinsic network elements by means of a large set of measurements [16] , an alternative technique has been more recently proposed making extensive use of electro-magnetic (EM) simulations [17] - [19] . A unique advantage of the latter method is that it allows to represent the transistor as a multiplicity of elementary intrinsic devices (EIDs) embedded in a complex passive network (as depicted in Fig. 5 ), whereas the traditional procedure can only yield a compact model of the intrinsic region.
In this work, the EM-based approach was exploited to obtain both a compact and a multi-finger small-signal model for the following active devices:
• a standard 8×130 µm common-source (CS) geometry, • a custom 8×150 µm common-gate (CG) geometry. all realized in a 250 nm GaN HEMT technology and shown in Fig. 6 . The same CS and CG devices were modeled with a similar approach in [20] , except that no corrections networks were used in that case. For each of the four models, the correction amounts to adding only three degrees of freedom to the nominal EM simulation of the passive embedding, here performed in ADS Momentum. The lumped inductances act therefore as 'effective' shifts of the reference planes.
Figs. 7 and 8 show that, for frequencies at least up to 40 GHz, both the compact and multi-finger models allow a reasonably accurate description of the CG device, the multifinger one being somewhat closer to the measurements (which hardly present signs of the small oscillation under way). Models of similar quality result for the CS device and at other operating points, here not shown for brevity.
Once the SSEC model of the active device is available, it is possible to subject it to the test presented in Section II. Both the compact and multi-finger models described in this section entail a cutoff frequency less than 23 GHz and a time delay equal to about 2 ps. As a consequence, assuming standard terminations for simplicity, the inequality in (6) particularizes to 0.289 ≤ 2, which is satisfied with a large margin. Thus, the compact model of the active device (either in CS and CG configuration) is immediately allowed to be checked for inherent stability by the test setup shown in Fig. 4 (where part of the extrinsic model is available in the form of an EM-simulated black box). As to the multi-finger model, the setup is more complicated, since the intrinsic VCCS is replicated eight times, but the guidelines given in Section III apply nevertheless.
More complex device structures, such as cascode pairs, would require straightforward modifications to the setup in Fig. 4 , as due to the different number of fingers, and therefore of intrinsic VCCSs. A single 8-finger device will generate Ohtomo tests with 3 or 3 × 8 = 24 loop gains, respectively, when represented with a compact or multi-finger model. For a cascode device made up of two 8-finger devices, these numbers will grow to 16 or 3 × 16 = 48, respectively.
V. INVESTIGATION OF CG DEVICE STABILITY
The CG configuration is notoriously more prone than CS to instability, so that it is often exploited as a starting point for oscillator design. In the present case, the available CG device was not provided with intentional feedback on the common terminal in addition to the unavoidable via-hole inductance, and its S-parameters were successfully measured on a variety of operating points. Nevertheless, a somewhat anomalous DC behavior was observed, including a hysteretic dependence of the drain current on gate bias for drain-source voltages from 12 V up. Further investigation by means of a spectrum analyzer brought to light a distinct autonomous oscillation at about 35-36 GHz, depending on the applied DC voltages (see Fig. 9 for an example).
An Ohtomo test was thus performed on the compact model to verify its prediction capabilities as to stability. The interface between the active and passive subnetworks was at the nodes of the intrinsic device, whose inherent stability (i.e., stability on standard loads) had been previously confirmed: see Section II. Notwithstanding the thorough analysis of both the plot and the inherent-stability proviso, the test completely misses the expected result, indicating instead a stable DC solution: see Fig. 10 .
The stability analysis was therefore repeated on the basis of the multi-finger model. The interface between the active and passive subnetworks was basically the same, namely at the terminals of the eight EIDs. As with the compact model, the inherent stability of the active cells was specifically checked beforehand in order to perform a valid Ohtomo test. The result of this second test, shown in Fig. 11, correctly indicates an instability at a frequency around 34.4 GHz. This is only an estimation of the actual oscillation frequency, both because the analysis is linear and because the plot crosses the real axis not very close to the critical point 1 + 0 [6] .
Several remarks follow from the above discussion. First, the device under test happens (quite unusually) to be unstable when terminated in the standard 50 loads: this should warn the Reader not to overlook the inherent stability of an active cell, especially when dealing with large devices (many fingers and/or long fingers) and 'risky' configurations (CG and/or with feedback paths). In general, the CG configuration confers a comparatively broad bandwidth on the device, that can oscillate at frequencies where the CS counterpart does not exhibit any gain.
Second, it may result at first sight surprising that two tests carried out in adherence to the rigorous procedure detailed in [6] may give different answers. On second thought, however, one realizes that the two models neither overlap exactly in terms of small-signal parameters, nor have the same topology. In particular, the compact model is based on short-circuiting all internal terminals of the same name, which reduces the passive embedding to a 5-port network (input, output, and intrinsic gate, drain and source). The resulting circuit is not able to model correctly the stability properties of the actual device.
Finally, it is worth noting that the issue here raised has only indirectly to do with observability: since the proviso has been checked both for the compact and multi-finger active subnetworks, the Ohtomo test is a reliable indicator of the presence of unstable poles. Therefore, the problem with the compact model does not lie in a lack of observability at the interface between the active and passive subnetworks, but rather in the lack of unstable poles in a representation as simple as that.
In order to further investigate the nature of the instability, several pole-identification tests [21] were performed on the multi-finger model by means of the commercial software STAN Tool by AMCAD Engineering [22] . Fig. 12 reports the impedance function obtained by exciting with a small-signal current generator the intrinsic gates, from the outermost inwards (due to the symmetry, the four gates below the plane are equivalent to those above it). A sort of glitch in the amplitude and phase around 36 GHz is apparent, which in STAN gives rise to the identification of an unstable pole at the same frequency (here not shown). The entity of the glitch, however, grows lower and lower as the test point is moved towards the symmetry plane, thus suggesting that the corresponding instability is odd-mode in nature. In any case, it cannot be associated to the single fingers themselves, both because they passed the proviso check and because, had this been the case, a number of unstable poles multiple of 8 would have been found. Notice that no glitch is found in the impedance function of the compact model (see Fig. 14) , which corresponds to the prediction of stability, in agreement with the Ohtomo test. For both the compact and multi-finger model, the STAN test misses the observed instability when applied to the external section of the devices, and therefore to points lying on the symmetry plane.
VI. COMPARISONS WITH THE LITERATURE
As mentioned in the Introduction, the key idea proposed in this contribution is the very simple approach to verifying the proviso, required by the standard Ohtomo test, that the active subcircuit be inherently stable. To the Authors' knowledge, there have been no other attempts in the literature, other than [13] , to address the problem of checking the proviso: in fact, the proviso is typically merely assumed to hold true, without specific proof. The present approach, however, represents a remarkable improvement as compared to [13] , since it replaces the study of an additional Nyquist plot with verifying a simple inequality, i.e. (6). Notwithstanding the simplicity of the final result obtained in Section II, the method can be applied to arbitrarily complex FET-based circuits in small-signal regime, as explained in Section III. The generality of the method is trivially inherited from that of the Ohtomo test itself and is expected to shine through the purposely complicated examples illustrated in Section V.
Besides an illustrative purpose, the case discussed in Section V is of special interest in itself, since it presents a rare case of non-inherently stable FET on standard 50 terminations. Only a few similar occurrences have been reported in the literature [23] , [24] , but these deserve being mentioned to support the point that the proviso cannot be given for granted in general. Also, the mechanisms of oscillation proposed in these two contributions and the relevant phenomenology seem in close agreement with the observations reported in Section V. Finally, among the strategies of stabilization and stability analysis suggested in [23] and [24] , some bear a resemblance with the concept of the multi-finger model, others will give the Reader completely original hints.
VII. CONCLUSION
To provide designers with a full toolbox for a rigorous small-signal stability analysis, a quick-and-easy method for checking the inherent-stability proviso has been presented, which explicitly addresses the case of controlled generators with time delays. Also, compact and multi-finger EM-based models for common-source and custom common-gate HEMTs have been illustrated, pointing out some specific aspects of the present implementation (such as the use of a correction network): although difficult to extract, multi-finger models are needed in order to explain the observed instability of the devices considered. The usefulness of these techniques has been demonstrated by presenting real cases of application.
In the future, the Authors are planning to investigate the possibility of devising alternative methods for checking the inherent-stability proviso on FET-based linear circuits. He has authored or co-authored over 350 publications on refereed international journals and presentations within international conferences. His research activity is focused on three main lines, all of them belonging to the microwave and millimeter-wave electronics area. The first one is related to characterization and modeling for active and passive microwave and millimeter-wave devices. Regarding active devices, the research line is oriented to small-signal, noise, and large-signal modeling. For active devices, novel methodologies have been developed for the noise characterization and the subsequent modeling, and equivalent-circuit modeling strategies have been implemented both for small and large-signal operating regimes for GaAs, GaN, SiC, Si, and InP MESFET/HEMT devices. The second line is related to design methodologies and characterization methods for low-noise devices and circuits. The main focus is on cryogenic amplifiers and devices. Collaborations are currently ongoing with major radio-astronomy institutes all around Europe, within the frame of the FP6, FP7, and H2020 programs. Finally, the third line is in the analysis and design methodologies for linear and nonlinear microwave circuits.
He is the Head of the EE Department, University of Roma Tor Vergata. He is a member of the Steering Committee of international conferences and workshops. He has been the President of the Laurea and Laurea Magistrale degrees in electronic engineering with the University of Roma Tor Vergata, and a member of the committee of the Ph.D. program in telecommunications and microelectronics, tutoring an average of four doctoral candidates per year. He is a Referee for the international journals of the microwave and millimeter-wave electronics sector. VOLUME 6, 2018 
